Introduction
Nowadays, the electronic devices used to process the signal given by mechanical, chemical or biological functions need to be made on the same substrate used for these other functions. In many cases, the substrate is a glass or a plastic that does not support high temperatures. In particular, thin film transistors (TFTs) are widely used as active elements in active-matrix liquid crystal displays (AMLCDs) applications in flat panel displays (FPDs) like portable laptop computers, mobile phones and personal digital assistants (PDAs) [1] .
This need to obtain TFTs at low substrate temperatures has drawn the attention to silicon deposition techniques like Hot-Wire Chemical Vapor Deposition (HWCVD), as they allow device-quality material deposition of both amorphous (a-Si:H) and nanocrystalline (nc-Si:H) silicon thin films at substrate temperatures (T s ) below 300ºC. Enhanced CVD (PECVD) at 150ºC [4] .
In this paper we focus on the fabrication of coplanar top gate TFTs based on HWCVD a-Si:H and nc-Si:H deposited on SiO 2 coated glass.
Experimental
Top gate TFTs have been processed using 200 nm-thick a-Si:H or nc-Si:H silicon films deposited by HWCVD in a multichamber deposition set-up described elsewhere [5] were the same as those of undoped nc-Si:H). In amorphous TFTs, undoped a-Si:H and n-type nc-Si:H layers were deposited in different chambers, whereas in the case of nc-Si:H ones, deposition of all HWCVD layers took place in the same chamber, just closing the shutter a few seconds to avoid the pressure peak upon the inclusion of PH 3 in the gas mixture.
The previous stack of undoped and doped films was processed to fabricate n-type TFTs in the configuration presented in Fig. 1 . The doped nc-Si:H layer was plasma etched to define channel, source and drain regions for each transistor. Then, a 100 nm-thick SiO 2 layer was deposited by RF sputtering to ensure the gate insulation.
The gate insulator fabrication is, therefore, the most critical step that determines the success of the TFT process. Particularly, it is very difficult to obtain high quality gate insulators at low temperature. Deposition and treatment conditions have been optimized to lead to RF sputtered 
where V T is the intercept of the transfer characteristics (I DS (V GS )) with the gate voltage (V GS )
axis, and g m is the slope of the linear fit. µ is then deduced from the relation:
where C ox is the gate oxide capacitance per area unit, C ox = (ε 0 ·ε ox )/t ox , being t ox the oxide thickness. S is the inverse slope of the transfer characteristics using logarithmic plot. Finally, stress experiments were performed using a negative gate voltage of -10 V.
Results and discussion
3.1. Material characterization Fig. 3 shows the typical transfer characteristics of the amorphous silicon TFTs. It is clear from this curve that both S and V T were low, thus ensuring a fast transition between the "on" and "off" states. Results regarding the nc-Si:H TFTs can be seen in Fig. 4 high mobility TFTs, as it requires high mobility to produce enough current, high uniformity of the TFTs performance on large area, and a process using deposition conditions similar to that of a-Si:H. All these needs are fulfilled by the present HWCVD-deposited nc-Si:H TFTs.
a-Si:H TFTs

Stability under gate bias stress
In order to study their stability, both a-Si:H and nc-Si:H TFTs were stressed under -10 V gate bias. Fig. 5 shows the variation of the threshold voltage under stress for both kinds of transistors.
As expected, the V T shift was more pronounced in the case of a-Si:H devices (∆V T ~ 5 V),
pointing to stability problems most likely attributable to meta-stable defect creation in the material [7] , what can be related to the high hydrogen (C H ~ 12%) content measured in a-Si:H films deposited in the same conditions as those implemented in the devices under study.
Conversely, nc-Si:H TFTs showed superior stability against gate bias stress. The small V T shift observed in this case (∆V T ~ 0.5 V), imputable to the disordered structure of nc-Si:H [8] , is another argument to use these TFTs in the OLED addressing.
Conclusions
Amorphous and nanocrystalline silicon thin films deposited by Table 1 Mean parameters measured for a-Si:H and nc-Si:H TFTs. Fig. 1 Cross-section of the n-type top gate coplanar TFTs. Fig. 2 Raman spectra of a-Si:H and nc-Si:H layers deposited at the same conditions that those implemented in the TFTs. 
